

EECS 270


Homework #4

1. Given the circuit below and the following gate propagation delays:


$$\begin{array}{ll} t_{pHL}^{\text{NAND}} = 0.5\text{ns} & t_{pHL}^{\text{NOR}} = 1.0\text{ns} \\ t_{pLH}^{\text{NAND}} = 0.75\text{ns} & t_{pLH}^{\text{NOR}} = 1.25\text{ns} \end{array}$$

Compute $t_{pHL}^{A \rightarrow Q}$ and $t_{pLH}^{A \rightarrow Q}$ under the following input combination **(2)**:

$$B = 1, C = 0, D = 1, E = 0, F = 1$$



2. Given the circuit below with inverter delays $t_{pHL} = t_{pLH} = 1\text{ns}$ and all other delays $t_{pHL} = t_{pLH} = 2\text{ns}$:



- Assume that A has a rising transition (i.e., $A = 0 \rightarrow 1$). What fixed input values are necessary on B, C, and D such that there is a transition at the output Q? What is the propagation delay $t_{pLH}^{A \rightarrow Q}$? **(2)**
 - What are $t_{pHL}^{C \rightarrow Q}$ and $t_{pLH}^{C \rightarrow Q}$, given inputs $A = B = D = 1$? Show a timing diagram for each case. **(2)**
 - Is this circuit free of static hazards? Explain.
**** Note that this is not a 2 level circuit, so the K-map analysis covered in class does not apply here. **** **(1)**
- page 303, 4.22 d, e, g **(3)**
 - page 74, 2.2 b, d, f **(3)**
 - Perform the following number conversions: **(2)**
 - $317_8 = ?_2$
 - $46701_8 = ?_{16}$
 - $10\ 0101\ 0011.0101_2 = ?_{10}$
 - $117.375_{10} = ?_{16}$

A

B

C

D